Project Information
Designed and prototyped an 8-bit single cycle CPU with associated memory hierarchy, which includes an arithmetic logic unit, register file, control logic, forwarding unit, data memory, data cache, instruction memory and instruction cache.
Verilog - HDL